


半导体 集成电路

学校：西安理工大学
院系：自动化学院电子工程系
专业：电子、微电
时间：秋季学期


课程要点

1. 双极集成电路的基本工艺
2. 双极集成电路中元件结构


双极集成电路的基本工艺



双极集成电路中元件结构



四层三结结构的双极晶体管



2012/11/27

相关知识点


隐埋层的作用、电隔离的概念、寄生晶体管

本节课内容


- MOS集成电路的工艺
 - P阱CMOS工艺
 - N阱CMOS工艺
 - 双阱CMOS工艺
- BiCMOS集成电路的工艺

MOSFET的基本结构

N沟MOS晶体管的基本结构





MOS晶体管的动作





MOS晶体管实质上是一种使电流时而流过，时而切断的开关

MOS晶体管的立体结构




在硅衬底上制作MOS晶体管




2012/11/27

field oxide





oxide


silicon substrate



2012/11/27





2012/11/27



非感光区域


感光区域




2012/11/27

显影



photoresist



Shadow on photoresist





腐蚀



2012/11/27



去胶

field oxide




2012/11/27

thin oxide layer



2012/11/27

gate oxide




oxide

oxide



silicon substrate

2012/11/27




polysilicon gate

ultra-thin gate oxide




2012/11/27





implanted ions in active region of transistors

Implanted ions in photoresist to be removed during resist strip.



doped silicon




自对准工艺

1. 在有源区上覆盖一层薄氧化层




2. 淀积多晶硅，用多晶硅栅极版图刻蚀多晶硅





3. 以多晶硅栅极图形为掩模板，刻蚀氧化膜





4. 离子注入







2012/11/27

contact holes




2012/11/27

contact holes




2012/11/27





完整的简单MOS晶体管结构



CMOSFET



● 掩膜1: P阱光刻



具体步骤如下：


1. 生长二氧化硅（湿法氧化）：

SiO₂


Si-衬底



氧化




2. 附生光刻




涂胶

光源



曝光



掩膜对准




显影



● 縮小投影露光装置（ステッパ）



2011 ■ 露光玉




刻蚀（等离子体刻蚀）




去胶

3. P阱掺杂:




硼掺杂（离子注入）



去除氧化膜





2012/11/27



掩膜2: 光刻有源区



有源区: nMOS、PMOS
晶体管形成的区域



- ♣ 淀积氮化硅
- ♣ 光刻有源区
- ♣ 场区氧化
- ♣ 去除有源区氮化硅及二氧化硅

有源区

deposited
nitride layer




有源区光刻板
N型p型MOS制作区域
(漏-栅-源)

1. 淀积氮化硅:




氧化膜生长 (湿法氧化)



氮化膜生长

2. 光刻有源区:




涂胶



对版曝光




显影




氮化硅刻蚀去胶

3. 场区氧化:






场区氧化（湿法氧化）



去除氮化硅薄膜及有源区SiO₂

掩膜3: 光刻多晶硅




去除氮化硅薄膜及有源区SiO₂


- ♣ 生长栅极氧化膜
- ♣ 淀积多晶硅
- ♣ 光刻多晶硅




生长栅极氧化膜



淀积多晶硅






涂胶光刻




多晶硅刻蚀


掩膜4 : P+区光刻



- 1、P+区光刻
- 2、离子注入B⁺，栅区有多晶硅做掩蔽，称为硅栅自对准工艺。
- 3、去胶





硼离子注入





去胶

掩膜5 : N+区光刻




- 1、N+区光刻
- 2、离子注入P+，栅区有多晶硅做掩蔽，称为硅栅自对准工艺。
- 3、去胶








磷离子注入




去胶

掩膜6：光刻接触孔




- 1、淀积PSG.
- 2、光刻接触孔
- 3、刻蚀接触孔


掩膜6：光刻接触孔




淀积PSG



光刻接触孔



刻蚀接触孔





去胶













■ CVD装置内部

掩膜7：光刻铝线



- 1、淀积铝.
- 2、光刻铝
- 3、去胶




-  铝线
-  PSG
-  场氧
-  栅极氧化膜
-  N+区
-  P+区
-  P-well
-  N-型硅极板
-  多晶硅

Example: Intel 0.25 micron Process


5 metal layers
Ti/Al - Cu/Ti/TiN
Polysilicon dielectric

LAYER	PITCH	THICK	A.R.
Isolation	0.67	0.40	-
Polysilicon	0.64	0.25	-
Metal 1	0.64	0.48	1.5
Metal 2	0.93	0.90	1.9
Metal 3	0.93	0.90	1.9
Metal 4	1.60	1.33	1.7
Metal 5	2.56	1.90	1.5
	μm	μm	

Layer pitch, thickness and aspect ratio




Interconnect Impact on Chip




1. Process architecture challenge.

掩膜8：刻钝化孔




深亚微米CMOS晶体管结构

- 多晶硅硅化物




BiCMOS集成电路工艺



BiCMOS工艺分类


- 以CMOS工艺为基础的BiCMOS工艺
- 以双极工艺为基础的BiCMOS工艺。

以P阱CMOS工艺为基础的 BiCMOS工艺



- NPN晶体管电流增益小；
- 集电极的串联电阻很大；
- NPN管C极只能接固定电位，从而限制了NPN管的使用


以N阱CMOS工艺为基础的BiCMOS工艺



- **NPN**具有较薄的基区，提高了其性能；
- **N阱**使得**NPN**管**C**极与衬底隔开，可根据电路需要接电位
- 集电极串联电阻还是太大，影响双极器件的驱动能力

在现有N阱CMOS工艺上增加一块掩膜板


以N阱CMOS工艺为基础的改进BiCMOS工艺



- 使NPN管的集电极串联电阻减小5~6倍;
- 使CMOS器件的抗闩锁性能大大提高


三、后部封装（在另外厂房）

- (1) 背面减薄
- (2) 切片
- (3) 粘片
- (4) 压焊：金丝球焊
- (5) 切筋
- (6) 整形
- (7) 所封
- (8) 沾锡：保证管脚的电学接触
- (9) 老化
- (10) 成测
- (11) 打印、包装




划片

• 金丝
• 劈







• 加热




压 焊

三、后部封装（在另外厂房）






208-lead AlN quad flat package



作业：

1. 课本P14， 1.2题
2. 下图是NMOS晶体管的立体结构图，请标出各区域名称及掺杂类型，并画出这个器件的版图（包括接触孔和金属线）。



3. 名词解释：

MOS NMOS PMOS CMOS

场氧、有源区、硅栅自对准工艺