

半导体器件物理

The Physics of Semiconductor Devices

西安电子科技大学 微电子学院

Microelectronics Institute,
Xidian University

Ch1 PN junction diode

- 平衡PN结定性分析
- 平衡PN结定量分析
- 理想PN结直流伏安特性
- 实际特性与理想模型的偏离
- PN junction AC characteristics →
- PN junction transient behavior
- PN junction breakdown

1

Theoretic analysis

Conductance

Diffusion capacitance

Depletion capacitance

Equivalent circuit

1、Theoretic analysis (8.2.2)

(1) model

If the applied voltage is

$$V = V_0 + v(t) = V_0 + V_1 e^{j\omega t}$$

where V_0 is the DC voltage, and $V_0 \gg kT/q$

V_1 is the amplitude of the AC signal , and $V_1 \ll kT/q$

is the frequency , and $e^{j\omega t} = \cos \omega t + j \sin \omega t$

Then the current can be expressed as:

$$I = I_{DQ} + i = I_{DQ} + I_1 e^{j\omega t}$$

1、Theoretic analysis (8.2.2)

Unlike the DC performance, in AC characteristics :

$$\frac{\Delta p}{\Delta t} \neq 0$$

For given V_1 , and corresponding I_1 , the AC conductance is

$$Y = \frac{I_1}{V_1}$$

(2)、小信号条件

我们下面所讨论的“小信号”模型需满足两个条件：

$$(1) V_1 \ll kT/q , \quad (2) \quad \ll 1.$$

1、Theoretic analysis (8.2.2)

(3) Conclusion

Small signal conductance

$$g_d = \frac{q}{kT} I_{DQ}$$

capacitance

$$C_d = \frac{q}{2kT} (\tau)(I_{DQ})$$


2、Conductance (8.2.1)

(1) the expression of the current increment

If the voltage increases from V_0 to $V_0 + V$

$$\begin{aligned}\Delta I &= I_s \exp\left[\frac{q(V_0 + \Delta V)}{kT}\right] - I_s \exp\left[\frac{qV_0}{kT}\right] \\ &= I_s \exp\left[\frac{qV_0}{kT}\right] \left(\exp\left[\frac{q\Delta V}{kT}\right] - 1\right) = I_{DQ} \left(\exp\left[\frac{q\Delta V}{kT}\right] - 1\right)\end{aligned}$$

注意：不管增量 V 是多大，上式都成立。




2、Conductance (8.2.1)

(2) calculation of the conductance
with the current increment

For small signal , $V \ll kT/q$, then

$$\Delta I = I_{DQ} \left(\exp \frac{q\Delta V}{kT} - 1 \right) \approx I_{DQ} \frac{q\Delta V}{kT} = g_d \Delta V$$

$$g_d = \frac{\Delta I}{\Delta V} = I_{DQ} \frac{q}{kT}$$



注意：推导该表达式过程中采用了小信号条件 $V \ll kT/q$

若 $V = kT/q$, 如果用小信号结论计算的话，则 $I = I_{DQ}$ 。

2、Conductance (8.2.1)

(3) Calculation of the conductance through direct differential

At high forward current

$$I = I_s \exp \frac{qV_a}{kT}$$

The conductance is

$$\left. \frac{dI}{dV_a} \right|_{V_a=V_0} = \left(I_s \cdot \exp \frac{qV_a}{kT} \right) \cdot \left. \frac{q}{kT} \right|_{V_a=V_0} = I_{DQ} \frac{q}{kT} = g_d$$

2、Conductance (8.2.1)



4、讨论

(1) $g_d = I_{DQ}q/kT$ 的几何解释：直流电流-电压曲线的斜率。

(2) 小信号电导只与直流工作点有关而与半导体材料无关

直流工作点电流增加，则交流小信号电导也随之线性增加。

不同材料的PN结， I_{DQ} 相同处的I-V曲线切线相互平行。



3、Diffusion conductance


(1)、Conception

The electrostatic analysis of a p-n diode is of interest since it provides knowledge about the charge density and the electric field in the depletion region. It is also required to obtain the capacitance-voltage characteristics of the diode. A p-n diode contains two kinds of capacitance

- Depletion capacitance C_T
- Diffusion conductance C_D

3、Diffusion conductance


(1)、Conception



$$V_1 = \Delta V \rightarrow \begin{cases} \text{N region : } +\Delta Q_{pn} \text{ (simultaneously } -\Delta Q_{nn} \text{)} \\ \text{P region : } -\Delta Q_{np} \text{ (simultaneously } +\Delta Q_{pp} \text{)} \end{cases}$$

3、Diffusion conductance

(1)、Conception



3、Diffusion conductance

(2)、Calculation

The hole densities at the depletion region boundaries is :

$$p_n(x) - p_{n0} = p_{n0} \left[\exp\left(\frac{qV_a}{kT}\right) - 1 \right] \exp\left(\frac{x_n - x}{L_p}\right)$$

Charge per unit area

$$Q_p = q \int_{x_n}^{\infty} (p_n(x) - p_{n0}) dx = q L_p p_{n0} \left[\exp\left(\frac{qV_a}{kT}\right) - 1 \right]$$

At high forward voltage

$$Q_p = \frac{L_p^2}{D_p} J_p(x_n) = \tau_p J_p(x_n)$$

$$J_p(x_n) = \frac{q D_p p_{n0}}{L_p} \left[\exp\left(\frac{qV_a}{kT}\right) - 1 \right]$$

3、Diffusion conductance

(1) N region diffusion capacitance

$$C_{dp} = \frac{dQ_p}{dV_a} = \frac{q^2}{kT} L_p p_{n0} \exp\left(\frac{qV_a}{kT}\right) = \frac{q}{kT} [J_p(x_n)\tau_p]$$

(2) P region diffusion capacitance

$$C_{dn} = \frac{dQ_n}{dV_a} = \frac{q^2}{kT} L_n n_{p0} \exp\left(\frac{qV_a}{kT}\right) = \frac{q}{kT} [J_n(x_p)\tau_n]$$

(3) total diffusion capacitance


$$C_d = C_{dp} + C_{dn} = \frac{q}{kT} [J_p(x_n)\tau_p + J_n(x_p)\tau_n]$$

assuming $n = p$, then

$$C_d = \left(\frac{q}{kT} \cdot I_{DQ}\right) \cdot \tau$$

4、Depletion layer capacitance


(1)、Conception



PN junction capacitance { Depletion capacitance C_T
Diffusion conductance C_D

4、Depletion layer capacitance

(1)、Conception



4、Depletion layer capacitance

(2) Calculation

According to the conception of depletion layer capacitance

$$Q = A x_n q N_D = A \left(2 \varepsilon_s q N_0 \right)^{\frac{1}{2}} \left(V_{bi} - V \right)^{\frac{1}{2}}$$

$$x_n = \left[\frac{2 \varepsilon_s N_A}{q N_D (N_A + N_D)} (V_{bi} - V) \right]^{\frac{1}{2}}$$

$$C_T = \left| \frac{dQ}{dV} \right| = A \left[\frac{\varepsilon_s q N_0}{2 (V_{bi} - V)} \right]^{\frac{1}{2}}$$

where , $N_0 = \frac{N_A N_D}{N_A + N_D}$

4、Depletion layer capacitance

(2) Calculation

the width of the depletion layer is

$$x_d = x_n + x_p = \left[\frac{2\epsilon_s}{qN_0} (V_{bi} - V) \right]^{\frac{1}{2}}$$

the depletion layer capacitance

$$C_T = A \frac{\epsilon_s}{x_d} = A \left[\frac{\epsilon_s q N_0}{2(V_{bi} - V)} \right]^{\frac{1}{2}}$$

4、Depletion layer capacitance

(2)、Calculation

Practise expression (in CAD tools)

$$C_T = A \sqrt{\frac{\varepsilon_s q N_a N_d}{2(N_a + N_d)V_{bi}} \frac{V_{bi}}{(V_{bi} - V_a)}} = C_{T0} \sqrt{\frac{V_{bi}}{(V_{bi} - V_a)}}$$

Common expression


$$C_T = C_{T0} \left(1 - \frac{V_a}{V_{bi}} \right)^{-m}$$

For one-side abrupt junction , m=1/2

For linearly graded junction , m=1/3

4、Depletion layer capacitance

(3)、Discussion



A capacitance versus voltage measurement can be used to obtain the built-in voltage and the doping density of a one-sided p-n diode. The capacitance-voltage characteristic and the corresponding $1/C^2$ curve are shown in the left figure.

4、Depletion layer capacitance

3、讨论

$$C_T = A \frac{\epsilon_s}{x_d}$$

势垒区中电离杂质电荷随外加电压的变化率；

正负电荷在空间上是分离的；
与直流偏压成幂函数关系；
正偏反偏下均存在，可作电容器使用；

要使 C_T ，应使 A ， x_d
(N ，反偏)。


$$C_D = \frac{qI_{DQ}\tau}{2kT}$$

中性区中非平衡载流子电荷随外加电压的变化率；

正负电荷在空间上是重叠的；
与直流电流成线性关系，与直
流偏压成指数关系；

只存在于正偏下；
要使 C_D ，应使 I_F (A ，
正偏) ， τ 。

5. Equivalent circuit



g_I is the drain conductance , r_s 为 is the resistance in series .

小结

- 势垒电容的物理含义与表达式
- 势垒电容测量的实际应用
- 势垒电容与扩散电容的对比
- 集成电路设计软件中势垒电容模型参数的含义和作用
- 交流小信号等效电路