SPICE model of memristive devices with threshold

Yuriy V. Pershin and Massimiliano Di Ventra

Abstract—Although memristive devices with threshold voltages are the norm rather than the exception in experimentally realizable systems, their SPICE programming has not yet been suggested. Here, we show how to implement such systems in the SPICE environment. We expect this implementation to find widespread use in circuits design and testing.

Introduction: In the last few years, circuit elements with memory, namely, memristive [1], memcapacitive and meminductive [2] systems have attracted considerable attention from different disciplines due to their capability to store and manipulate information on the same physical platform [3]. However, when combined into complex circuits, progress in this field significantly relies on the available tools at our disposal. One such tool is the SPICE simulation environment, commonly used in circuit simulations and testing. While several SPICE models of memristive [4], [5], [6], [7], [8], memcapacitive [6] and meminductive [6] elements are already available, they typically [4], [5], [6], [7], [8] rely on physical models without a threshold (see, e.g., Refs. [9], [10]).

Threshold-type switching is instead an extremely important common feature of memristive devices (for examples, see Ref. [3]) and, due to physical constraints, likely to be common in memcapacitive and meminductive elements as well. Indeed, it is the threshold-type switching which is responsible for non-volatile information storage, serves as basis for logic operations [11], [12], etc., and therefore, it can not be neglected. In the present paper we introduce a SPICE model for a memristive device with threshold voltage that has been proposed by the present authors [13]. Using this type of memristive devices, we have already demonstrated and analyzed several electronic circuits including a learning circuit [13], memristive neural networks [14], logic circuits [12], analog circuits [15] and circuits transforming memristive response into memcapacitive and meminductive ones [16]. These previous results thus demonstrate the range of applicability of the selected physical model. As a consequence, we expect its SPICE implementation to find numerous applications as well.

SPICE model: The memristive devices with threshold that we consider are those described by [13]

$$I = X^{-1}V_M,$$
(1)

$$\dot{X} = (\beta V_M + 0.5 (\alpha - \beta) [|V_M + V_t| - |V_M - V_t|]) \times$$

$$\theta \left(\frac{X}{R_{on}} - 1\right) \theta \left(1 - \frac{X}{R_{off}}\right) \equiv f(V_M)\theta(..)\theta(..),$$
(2)

where V_t is the threshold voltage, R_{on} and R_{off} are limiting values of the memristance $R_M \equiv X$, and the θ -functions



Fig. 1. Sketch of the function $f(V_M)$ for (a) $\alpha > 0$ and $\beta > 0$ and (b) $\alpha = 0$ and $\beta > 0$. (c) Schematic of the SPICE model. The memristive device functionality is organized as a subcircuit consisting of a behavioral resistor R, current source \uparrow and capacitor C. The voltage across the capacitor (at the node x) defines the resistance of R.

(step functions) symbolically show that the memristance can only change between R_{on} and R_{off} . The important model parameters are the coefficients α and β that characterize the rate of memristance change at $|V_M| < V_t$ and $|V_M| > V_t$, respectively. These two coefficients define the slopes of the $f(V_M)$ curve below and above the threshold (see Fig. 1). When $\alpha = 0$ (Fig. 1(b)), the device state changes only if $|V_M| > V_t$.

The SPICE model for these devices is formulated following the general idea of Ref. [4]: the memristive system is realized as a sub-circuit combining a behavioral resistor R (a resistor whose resistance can be specified by an expression), a current source \uparrow , and a capacitor C. Table I presents the code of the sub-circuit. Its second line (Bx ...) defines the current source with the current specified through ternary functions. (A ternary function is defined in the code as a ? b : c, which means "IF a, THEN b, ELSE c" [17].) The purpose of these functions is to limit R_M between R_{on} and R_{off} . The third line of the code in Table I specifies the capacitor C (Cx ...) with an initial condition. The fourth line (Rmem ...) defines the behavioral resistor whose resistance takes the same numerical value as the voltage across the capacitor. The next line (*.func* ...) provides the function f according to Eq. (2).

Example: Let us consider a memristive device with threshold directly connected to a sinusoidal voltage source of 5V amplitude is shown in Fig. 2. The circuit simulations were performed as a transient analysis of the circuit taking into account initial conditions (the *uic* option of *.tran*) within the *ngspice* circuit simulator. Basically, the simulation results presented in Fig. 2 are consistent with the general properties of memristive devices [1], [2]. In particular, the I - V curves are pinched hysteresis loops whose area reduces with increasing applied voltage frequency. Moreover, in the inset of Fig. 2 we plot the resistance R_M as a function of V that clearly demonstrates that R_M changes only if $|V| > V_t = 4.6V$.

Conclusions: We have developed and tested a SPICE model of memristive devices with threshold voltage. In this model,

Y. V. Pershin is with the Department of Physics and Astronomy and USC Nanocenter, University of South Carolina, Columbia, SC, 29208 e-mail: pershin@physics.sc.edu.

M. Di Ventra is with the Department of Physics, University of California, San Diego, La Jolla, California 92093-0319 e-mail: diventra@physics.ucsd.edu.

.subckt memristor plus minus PARAMS: Ron=1K Roff=10K Rinit=5K alpha=0 beta=1E13 Vt=4.6 Bx 0 x I=' (f1(V(plus)-V(minus))>0) && (V(x)<Roff) ? {f1(V(plus)-V(minus))}: (f1(V(plus)-V(minus))<0) && (V(x)>Ron) ? {f1(V(plus)-V(minus))}: {0} 'Cx x 0 1 IC={Rinit} Rmem plus minus r={V(x)} .func f1(y)={beta*y+0.5*(alpha-beta)*(abs(y+Vt)-abs(y-Vt))}.

TABLE ISPICE CODE IMPLEMENTING EQS. (1),(2).



Fig. 2. Frequency-dependent hysteresis loops for a threshold type memristive device. The simulations parameters are: the applied voltage amplitude $V_0 = 5$ V, $R_{on} = 1$ k Ω , $R_{off} = 10$ k Ω , $R_M(t = 0) = 5$ k Ω , $\alpha = 0$, $\beta = 10^{10}$ k Ω /(V s), $V_t = 4.6$ V. The inset (calculated at 0.1GHz sine voltage frequency) demonstrates that the memristance changes only when the absolute value of the applied voltage exceeds the threshold voltage V_t .

the limiting conditions for the memristance are realized using ternary functions which adhere more closely to the actual physical situation, compared with the window functions approach previously suggested [10]. The memristive device is realized as a sub-circuit consisting of several elements. While the present physical model of the memristive device is based on a single internal state variable, X, it can be easily generalized to more complex physical models involving several internal state variables. Finally, we note that threshold models of memcapacitive and meminductive systems in SPICE can be implemented in a similar way.

Acknowledgment: M.D. acknowledges partial support from the National Science Foundation (DMR-0802830).

REFERENCES

- L. O. Chua and S. M. Kang, "Memristive devices and systems," *Proc. IEEE*, vol. 64, pp. 209–223, 1976.
- [2] M. Di Ventra, Y. V. Pershin, and L. O. Chua, "Circuit elements with memory: Memristors, memcapacitors, and meminductors," *Proc. IEEE*, vol. 97, no. 10, pp. 1717–1724, 2009.
- [3] Y. V. Pershin and M. Di Ventra, "Memory effects in complex materials and nanoscale systems," *Advances in Physics*, vol. 60, pp. 145–227, 2011.
- [4] Z. Biolek, D. Biolek, and V. Biolkova, "SPICE model of memristor with nonlinear dopant drift," *Radioengineering*, vol. 18, no. 2, Part 2, pp. 210–214, 2009.

- [5] S. Benderli and T. A. Wey, "On SPICE macromodelling of TiO2 memristors," *Electron. Lett.*, vol. 45, no. 7, pp. 377–378, 2009.
- [6] Z. Biolek, D. Biolek, and V. Biolkova, "SPICE modeling of memristive, memcapacitative and meminductive systems," *Proc. of ECCTD '09, European Conference on Circuit Theory and Design*, pp. 249–252, August 23-27, 2009.
- [7] S. Shin, K. Kim, and S.-M. Kang, "Compact models for memristors based on charge-flux constitutive relationships," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 29, p. 590, 2010.
- [8] A. Rak and G. Cserey, "Macromodeling of the memristor in SPICE," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 29, p. 632, 2010.
- [9] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," *Nature*, vol. 453, pp. 80–83, 2008.
- [10] Y. N. Joglekar and S. J. Wolf, "The elusive memristor: properties of basic electrical circuits," *Eur. J. Phys.*, vol. 30, p. 661, 2009.
- [11] J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "Memristive' switches enable 'stateful' logic operations via material implication," *Nature*, vol. 464, pp. 873–876, 2010.
- [12] Y. V. Pershin and M. Di Ventra, "Neuromorphic, digital and quantum computation with memory circuit elements," *Proc. IEEE (in press)*; *arXive:1009.6025*, 2012. [Online]. Available: http://dx.doi.org/10.1109/ JPROC.2011.2166369
- [13] Y. V. Pershin, S. La Fontaine, and M. Di Ventra, "Memristive model of amoeba learning," *Phys. Rev. E*, vol. 80, p. 021926, 2009.
- [14] Y. V. Pershin and M. Di Ventra, "Experimental demonstration of associative memory with memristive neural networks," *Neural Networks*, vol. 23, p. 881, 2010.
- [15] —, "Practical approach to programmable analog circuits with memristors," *IEEE Trans. Circ. Syst. I*, vol. 57, p. 1857, 2010.
- [16] —, "Memristive circuits simulate memcapacitors and meminductors," *Electronics Letters*, vol. 46, pp. 517–518, 2010.
- [17] P. Nenzi and H. Vogt. (2012) Ngspice users manual. [Online]. Available: http://ngspice.sourceforge.net/docs/ngspice-manual.pdf