

Masters Theses 1896 - February 2014

Off-campus UMass Amherst users: To download campus access theses, please use the following link to [log into our proxy server](#) with your UMass Amherst user name and password.

Non-UMass Amherst users: Please talk to your librarian about requesting this thesis through interlibrary loan.

Theses that have an embargo placed on them will not be available to anyone until the embargo expires.

Low Cost Dynamic Architecture Adaptation Schemes for Drowsy Cache Management

[Download](#)

[Nitin Prakash, *University of Massachusetts - Amherst*](#)

[Follow](#)

Document Type
Open Access

Degree Program
Electrical & Computer Engineering

Degree Type
Master of Science in Electrical and Computer Engineering (M.S.E.C.E.)

Year Degree Awarded
2013

Month Degree Awarded
February

Keywords
Drowsy cache, Architecture Adaptation, Low Power, Leakage Reduction, Dynamic Schemes

Advisor Name
Israel

Advisor Last Name
Koren

Co-advisor Name
C.

Co-advisor Middle Initial
Mani

Co-advisor Last Name
Krishna

Abstract

Included in

[Computer and Systems Architecture Commons](#),
[Hardware Systems Commons](#),
[Power and Energy Commons](#), [VLSI and circuits](#), [Embedded and Hardware Systems Commons](#)

[SHARE](#)

Enter search terms:

in this series

[Advanced Search](#)

 [Notify me via email or RSS](#)

[Browse](#)

[Collections](#)

[Disciplines](#)

[Authors](#)

[Author Corner](#)

[Author FAQ](#)

[Links](#)

[University Libraries](#)

[UMass Amherst](#)

[Contact Us](#)



Energy consumption and speed of execution have long been recognized as conflicting requirements for processor design. In this work, we have developed a low-cost dynamic architecture adaptation scheme to save leakage power in caches. This design uses voltage scaling to implement *drowsy caches*. The importance of a *dynamic* scheme for managing drowsy caches, arises from the fact that not only does cache behavior change from one application to the next, but also during different phases of execution within the same application. We discuss various implementations of our scheme that provide a tradeoff between granularity of control and design complexity.

We investigate a combination of policies where the cache lines can be turned off completely if they are not accessed, when in the drowsy mode. We also develop a simple dynamic cache-way shutdown mechanism, and propose a combination of our dynamic scheme for drowsy lines, with the cache-way shutdown scheme. Switching off cache ways has the potential of greater energy benefits but provides a very coarse grained control. Combining this with the fine grained scheme of drowsy cache lines allows us to exploit more possibilities for energy benefits without incurring a significant degradation in performance.

Keywords: Drowsy Cache, Architecture Adaptation, Low Power, Leakage Reduction, Dynamic Scheme

Advisor(s) or Committee Chair
Koren, Israel
Krishna, C. Mani



This page is sponsored by the [University Libraries](#).

© 2009 [University of Massachusetts Amherst](#) • [Site Policies](#)

 DIGITAL COMMONS[®]
powered by bepress