©UMassAmherst



Home > ETDS > THESES > 1146

Masters Theses 1896 - February 2014

Off-campus UMass Amherst users: To download campus access theses, please use the following link to log into our proxy server with your UMass Amherst user name and password.

Non-UMass Amherst users: Please talk to your librarian about requesting this thesis through interlibrary loan.

Theses that have an embargo placed on them will not be available to anyone until the embargo expires.

An Interconnection Network Topology Generation Scheme for Multicore Systems

Bharath Phanibhushana

Document Type Open Access

Degree Program Electrical & Computer Engineering

Degree Type Master of Science (M.S.)

Year Degree Awarded 2013

Month Degree Awarded September

Keywords NoC, Multicore, SoC, Realtime systems

Advisor Name Sandip

Advisor Last Name Kundu

Abstract

Multi-Processor System on Chip (MPSoC) consisting of multiple processing cores connected via a Network on Chip (NoC) has gained prominence over the last decade. Most common way of mapping applications to MPSoCs is by dividing the application into small tasks and representing them in the form of a task graph where the edges connecting the tasks represent the inter task communication. Task scheduling involves mapping task to processor cores so as to meet a specified deadline for the application/task graph. With increase in system complexity and application parallelism, task communication times are tending towards task execution times. Hence the NoC which forms the communication backbone for the cores

Home	<u>About</u>	FAQ	My Account
Enter search terms:			
<u> </u>			Search
in this series			
Advanced Search			
Notify me via email or RSS			
Browse			
Collections			
Disciplines			
Authors			
Author	Corner		
Author	FAQ		
Links			
University Libraries			
UMass Amherst			
Contact Us			

Download

SHARE

Included in

VLSI and circuits,

Hardware Systems

Embedded and

Commons

Follow

plays a critical role in meeting the deadlines. In this thesis we present an approach to synthesize a minimal network connecting a set of cores in a MPSoC in the presence of deadlines. Given a task graph and a corresponding task to processor schedule, we have developed a partitioning methodology to generate an efficient interconnection network for the cores. We adopt a 2-phase design flow where we synthesize the network in first phase and in second phase we perform statistical analysis of the network thus generated. We compare our model with a simulated annealing based scheme, a static graph based greedy scheme and the standard mesh topology. The proposed solution offers significant area and performance benefits over the alternate solutions compared in this work.

Advisor(s) or Committee Chair Kundu, Sandip



 This page is sponsored by the <u>University Libraries.</u>

 © 2009 <u>University of Massachusetts Amherst</u>

 • <u>Site Policies</u>

