产品、研发、测试

一种高性能子字并行乘法器的设计与实现

黄立波,岳 虹,陆洪毅,戴 葵

国防科学技术大学 计算机学院,长沙 410073

收稿日期 修回日期 网络版发布日期 2007-6-29 接受日期

提出了一种支持子字并行的乘法器体系结构,并完成了其VLSI设计与实现。该乘法器在16 bit阵列子字并 行结构的基础上,扩展了有符号与无符号之间的混合操作,采用多周期合并技术,实现了32 bit宽度的子字并 行,并支持子字模式的乘累加,同时采用流水线设计技术,能够在单周期内完成4个8×8、2个16×16或1个32×16 ▶加入我的书架 的有符号/无符号乘法操作。0.18 µm的标准单元库的实现表明该乘法器既能减小面积又能提高主频,是硬件消耗 和运算性能的较好折衷,非常适用于多媒体微处理器的设计。

子字并行 乘法器 多媒体 关键词

分类号

Design and implementation of high performance subword parallel multiplier

HUANG Li-bo, YUE Hong, LU Hong-yi, DAI Kui

School of Computer, National University of Defense Technology, Changsha 410073, China

Abstract

This paper proposes a multiplier architecture capable of supporting subword parallelism, and has completed its VLSI design and implementation using 0.18 µm standard cell process. Based on the 16 bit array sub-word parallel architecture. this multiplier extends signed and unsigned hybrid operations, and uses multi-cycle combination technique to realize 32 bit sub-word parallel operations. In addition, it also supports sub-word multiply accumulate operations. With pipelined operation style, it can perform one 32×16 , two 16×16 , and four 8×8 bit signed/unsigned multiplications in single cycle respectively. The implementation results show that the proposed sub-word parallel multiplier can reduce the area and improve the frequency, which is a good compromise of hardware consumption and performance. It is well suitable for multimedia microprocessor design.

Key words subword parallelism multiplier multimedia

DOI:

扩展功能

本文信息

- ▶ Supporting info
- ▶ **PDF**(1101KB)
- ▶[HTML全文](0KB)
- ▶参考文献

服务与反馈

- 把本文推荐给朋友
- ▶加入引用管理器
- ▶ 复制索引
- ▶ Email Alert
- ▶文章反馈
- ▶浏览反馈信息

相关信息

▶ 本刊中 包含"子字并行"的 相关文章

▶本文作者相关文章

- 黄立波
- 岳虹
- 陆洪毅
- 戴葵