论文

实现折叠共栅共源运放MST的时钟馈通频率补偿方法

王向展,宁宁,于奇,戴广豪,杨谟华

电子科技大学微电子与固体电子学院 成都 610054

收稿日期 2005-10-10 修回日期 2006-3-27 网络版发布日期 2008-1-18 接受日期 摘要

该文基于二阶系统最小建立时间(MST)理论和阶跃响应分析,提出了一种新型的时钟馈通频率补偿方法。该方法通过MOS电容引入时钟馈通进行频率补偿,无需对运放结构和参数进行调整。在Cadence ADE仿真环境下运用SMIC 0.35μm 2P3M Polyside Si CMOS模型参数,对折叠共源共栅放大器进行了模拟分析。结果表明,补偿后的运放实现了MST状态,并缩短了建立时间22.7%,提高了其响应速度。在0.5pF²2.5pF负载电容范围内,其建立时间近似线性变化,且对应每一负载电容值均达到MST状态。该方法可望应用于高速有源开关电容网络及其相关领域。

关键词 <u>最小建立时间</u> <u>时钟馈通</u> <u>快速建立</u> <u>折叠式共源共栅运放</u> <u>开关电容网络</u> 分类号 TN722

Implementation of Folded-Cascode OTA's MST State via Clock Feedthrough Frequency Compensation

Wang Xiang-zhan, Ning Ning, Yu Qi, Dai Guang-hao, Yang Mo-hua

University of Electronic Science & Technology of China, Chengdu 610054, China

Abstract

In this article, a novel Clock Feedthrough Frequency Compensation (CFFC) method based on the Minimum-Settling-Time (MST) theory and step-response analysis of a second order system is presented. Cadence ADE simulation results of a folded-cascode OTA with CFFC designed with SMIC 0.35µm 2P3M Polyside Si CMOS models show that the settling time of the CFFC compensated cascode OTA is reduced by 22.7%, MST state is obtained as well. With the capacitor load varies from 0.5pF to 2.5pF, the settling time changes linearly from 3.62ns to 4.46ns, and the circuit achieves MST state at each load value. This method can be applied to high-speed active switched capacitor networks and its related fields.

Key words <u>Minimum Setting time</u> <u>Clock feedthrough</u> <u>Fast settling</u> <u>Folded-cascode</u> <u>OTA</u> <u>Switched capacitor networks</u>

DOI:

通讯作者

作者个人主 页

王向展;宁宁;于奇;戴广豪;杨谟华

扩展功能 本文信息 Supporting info ▶ PDF(254KB) ► [HTML全文](OKB) ▶ 参考文献[PDF] ▶参考文献 服务与反馈 ▶ 把本文推荐给朋友 ▶加入我的书架 ▶加入引用管理器 ▶复制索引 ► Email Alert ▶ 文章反馈 ▶浏览反馈信息 相关信息 ▶ 本刊中 包含"最小建立时间"的 相关文章 ▶本文作者相关文章 · 王向展 · <u>宁</u> 宁 . 于 奇 戴广豪 杨谟华