

10 Gbps LDPC编码器的FPGA设计

袁瑞佳^{①②} 白宝明^{*①②} 童胜^{①*}^①(西安电子科技大学综合业务网国家重点实验室 西安 710071)^②(通信网信息传输与分发技术重点实验室 石家庄 050002)

FPGA-based Design of LDPC Encoder with Throughput over 10 Gbps

Yuan Rui-jia^{①②} Bai Bao-ming^{①②} Tong Sheng^{①*}^①(State Key Lab. of Integrated Services Networks, Xidian University, Xi'an 710071, China)^②(Science and Technology on Information Transmission and Dissemination in Communication Networks Lab, Shijiazhuang 050002, China)[摘要](#)[参考文献](#)[相关文章](#)Download: [PDF](#) (266KB) [HTML](#) 1KB Export: [BibTeX](#) or [EndNote](#) (RIS) [Supporting Info](#)

摘要 该文针对准循环双对角结构的低密度奇偶校验(LDPC)码，提出了一种基于FPGA的高吞吐量编码器实现方法。提出了一种快速流水线双向递归编码算法，能显著提高编码速度；同时设计了一种行间串行列间并行的处理结构计算中间变量，在提高编码并行度的同时可有效减少存储资源的占用量；设计还针对多帧并行编码的情况优化了存储结构，有效复用了数据存储单元和RAM地址发生器，进一步提高FPGA的资源利用率。对一组码长为2304的IEEE 802.16e标准LDPC码，在Xilinx XC4VLX40芯片上，该方法可实现时钟频率200 MHz，信息吞吐量达10 Gbps以上的编码器，且占用不超过15%的芯片逻辑资源和50%左右的RAM存储资源。

关键词： 低密度奇偶校验(LDPC)码 编码器 高吞吐量

Abstract: This paper presents a high-throughput encoding method for IEEE 802.16e-like Low-Density Parity-Check (LDPC) codes. It is based on a fast double-recursion pipeline method, and can significantly improve the encoding speed. For more parallelism and less storage consumption, a partially-parallel architecture is designed. Furthermore, the storage system is optimized for parallel multi-frame coding, and the data storage unit and RAM address generator are shared for improving resource utilization. Design results are provided for an implementation on a Xilinx XC4VLX40 FPGA for codes with code length 2304 bit. It is shown that the proposed method can achieve a throughput in excess of 10 Gbps under a maximum clock frequency of 200 MHz, with the requirement of no more than 15% gate area and about 50% RAM storage.

Keywords: Low-Density Parity-Check (LDPC) code Encoder High throughput

Received 2010-12-06;

本文基金：

新一代宽带无线移动通信网重大专项(2009ZX03003-011, 010ZX03003-003)，国家自然科学基金(60972046, 61001130)和通信网信息传输与分发技术重点实验室开放课题(ITU-U1007)资助课题

通讯作者：白宝明 Email: bmbai@mail.xidian.edu.cn**引用本文：**

袁瑞佳, 白宝明, 童胜. 10 Gbps LDPC编码器的FPGA设计[J] 电子与信息学报, 2011,V33(12): 2942-2947

Yuan Rui-Jia, Bai Bao-Ming, Tong Sheng.FPGA-based Design of LDPC Encoder with Throughput over 10 Gbps[J] , 2011,V33(12): 2942-2947

链接本文：<http://jeit.ie.ac.cn/CN/10.3724/SP.J.1146.2010.01338> 或 <http://jeit.ie.ac.cn/CN/Y2011/V33/I12/2942>

Service

- ▶ 把本文推荐给朋友
- ▶ 加入我的书架
- ▶ 加入引用管理器
- ▶ Email Alert
- ▶ RSS

作者相关文章

- ▶ 袁瑞佳
- ▶ 白宝明
- ▶ 童胜