

研发、设计、测试

一种可测性分析的新方法

邢军

牡丹江师范学院 计算机科学与技术系, 黑龙江 牡丹江 157012

收稿日期 2009-4-14 修回日期 2009-6-15 网络版发布日期 2009-9-29 接受日期

摘要 提出一种基于时序泰勒展开图 (TTED) 的VLSI高层可测性分析 (TA) 新方法, 以时序泰勒展开图 (TTED) 为关键敏化路径建模, 建立起确定性和概率性故障的统一表示模型。利用符号变量获取线路的敏感性, 并且考虑电路的单敏化和多敏化情况, 进行电路的可测性计算和分析, 取得了较好的效果, 实验证实了该方法的有效性。

关键词 [超大规模集成电路 \(VLSI\)](#) [可测性](#) [敏化方程](#) [时序泰勒展开图](#)

分类号 [TP391.4](#)

New method of testability analysis

XING Jun

Department of Computer Science, Mudanjiang Teachers Colleges, Mudanjiang, Heilongjiang 157012, China

Abstract

This paper proposes a VLSI high-level testability analysis (TA) new approach HLTA-TTED based on Timed Taylor Expansion Diagram (TTED), which models the critical sensitization path with TTED and establishes a unique representation model of certainty and probability failure. The line's sensitization is obtained by using the symbolic variable. Considering the case of single sensitization and multi-sensitization of the circuit, this paper computes and analyzes the testability of the circuit. A good result is obtained at last, the experiment confirms the approach's effectiveness.

Key words [Very Large Scale Integrated circuits \(VLSI\)](#) [testability](#) [sensitization equation](#) [Timed Taylor Expansion Diagram \(TTED\)](#)

DOI: 10.3778/j.issn.1002-8331.2009.28.025

通讯作者 邢军 xingjun2008@live.cn

扩展功能

本文信息

- ▶ [Supporting info](#)
- ▶ [PDF\(585KB\)](#)
- ▶ [\[HTML全文\]\(0KB\)](#)
- ▶ [参考文献](#)

服务与反馈

- ▶ [把本文推荐给朋友](#)
- ▶ [加入我的书架](#)
- ▶ [加入引用管理器](#)
- ▶ [复制索引](#)
- ▶ [Email Alert](#)
- ▶ [文章反馈](#)
- ▶ [浏览反馈信息](#)

相关信息

- ▶ [本刊中 包含“超大规模集成电路 \(VLSI\)” 的相关文章](#)
- ▶ [本文作者相关文章](#)
- [邢军](#)