







教育部 主管 中南大学 主办

首页 | 期刊简介 | 本刊消息 | 投稿指南 | 审稿流程 | 编辑流程 | 征订启事 | 付款方式 | 下载中心 | 相关期刊 | 开放获取 | 联系我们 | 编辑园地

论文摘要

中南大学学报(自然科学版)

ZHONGNAN DAXUE XUEBAO(ZIRAN KEXUE BAN) Vol.40 No.5 Oct.2009

TPDF全文下载] 🔊 [全文在线阅读]

文章编号: 1672-7207(2009)05-1354-06

新型高速低功耗CMOS动态比较器的特性分析

吴笑峰^{1, 2}, 刘红侠¹, 石立春¹, 李 迪¹, 胡仕刚¹

(1. 西安电子科技大学 微电子学院 宽禁带半导体材料与器件教育部重点实验室, 陕西 西安, 710071; 2. 湖南科技大学 信息与电气工程学院, 湖南 湘潭, 411201)

摘 要: 为了降低sigma-del ta模数转换器功耗,针对应用于sigma-del ta模数转换器环境的UMC 0.18 μm工艺,提出1种由参考电压产生电路、预放大器、锁存器以及用作输出采样器的动态锁存器组成的新型高速低功耗的CMOS预放大锁存比较器。该比较器中输出采样器由传输门和2个反相器组成,可在较大程度上减少该比较器的功耗。电路采用标准UMC 0.18 μm工艺进行HSPICE模拟。研究结果表明:该比较器在1.8 V电源电压下,分辨率为8位,在40 MHz的工作频率下,功耗仅为24.4 μW,约为同类比较器功耗的1/3。

关键字: 预放大锁存比较器; sigma-delta ADC; 输出采样器; CMOS工艺

Characteristic analysis of a new high-speed and low-power CMOS dynamic comparator

WU Xiao-feng^{1, 2}, LIU Hong-xia¹, SHI Li-chun¹, LI Di¹, HU Shi-gang¹

- (1. Key Laboratory for Wide Band-Gap Semiconductor Materials and Devices of Ministry of Education,
 School of Microelectronics, Xidian University, Xi'an 710071, China;
 - 2. School of Information and Electrical Engineering, Hunan University of Science and Technology, Xiangtan 411201, China)

Abstract: To reduce power dissipation of a sigma-delta analog-to-digital converter, a new high-speed and low-power dissipation CMOS preamplifier-latch comparator, which is suitable for use in a sigma-delta analog-to-digital converter, was presented in CMOS 0.18 μ m technology. The comparator consists of a reference voltage generation circuit, a preamplifier and a latch stage followed by a dynamic latch that operates as an output sampler. The output sampler circuit consists of a full transmission gate(TG) and two inverters. The use of this sampling stage results in the reduction in the power dissipation of the high-resolution comparator. Hspice simulations of the proposed circuit in a UMC 0.18 μ m standard CMOS technology operating at supply voltage of 1.8 V was made. The results show that the resolution is 8 bit and the power dissipation is only 24.4 μ W at 40 MHz. The power dissipation is about 1/3 of that of the similar comparators.

Key words: preamplifier-latch comparator; sigma-delta ADC; output sampler; CMOS process

有色金属在线 中国有色金属权威知识平台

版权所有:《中南大学学报(自然科学版、英文版)》编辑部

地 址: 湖南省长沙市中南大学 邮编: 410083 电 话: 0731-88879765 传真: 0731-88877727

电子邮箱: zngdxb@mail.csu.edu.cn 湘ICP备09001153号