

论文

基于VHDL的正交编码脉冲电路解码计数器设计

胡天亮¹, 李鹏¹, 张承瑞¹, 左毅²

1. 山东大学机械工程学院, 山东 济南 250061; 2. 山东济南一机床集团有限公司, 山东 济南 250022

摘要:

针对正交编码脉冲电路脉冲(quadrature encoder pulse, QEP)的解码和计数的问题, 给出了QEP解码计数器的解决方案.本方案在复杂可编程逻辑器件(complex programmable logic device, CPLD)中使用VHDL(VHSIC hardware description language)实现语言硬件编程.整个解码计数器设计分为脉冲边沿检测器, 计数脉冲和计数方向发生器, 上下行计数器三部分, 成功的解决了由传感器抖动引起频繁换向时准确计数的问题.该解决方案使用Altera公司的Quartus II软件进行设计并进行了仿真分析, 最后给出了基于此技术的机床数显表的应用实例来说明此技术的可行性和柔性.

关键词: 正交编码脉冲 解码 VHDL硬件语言编程 复杂可编程逻辑器件

Design of a QEP decode counter based on VHDL

HU Tian-liang¹, LI Peng¹, ZHANG Cheng-rui¹, ZUO Yi²

1. School of Mechanical Engineering, Shandong University, Jinan 250061, China; 2. Jinan First Machine Tool Company LTD, Jinan 250022, China

Abstract:

To solve problems in decoding and counting of Quadrature Encoder Pulse (QEP), a design of a QEP decode counter was presented. VHSIC hardware description language (VHDL) was used as the programming language, which was implemented in a complex programmable logic device (CPLD). The whole structure of this design includes three parts: edge pickers, pulse/direction generator and up/down counter. By using this structure, the counting accuracy in a dithering case was successfully guaranteed. Altera Quartus II was used for design as well as simulation analysis. The application in Digital Readout for machine tools was given to improve the feasibility and flexibility.

Keywords: quadrature encoder pulse (QEP) decoder VHSIC hardware description language (VHDL) complex programmable logic device (CPLD)

收稿日期 2007-09-12 修回日期 1900-01-01 网络版发布日期 2008-06-16

DOI:

基金项目:

通讯作者: 胡天亮

作者简介:

本刊中的类似文章

扩展功能

本文信息

Supporting info

PDF(614KB)

[HTML全文](OKB)

参考文献[PDF]

参考文献

服务与反馈

把本文推荐给朋友

加入我的书架

加入引用管理器

引用本文

Email Alert

文章反馈

浏览反馈信息

本文关键词相关文章

▶ 正交编码脉冲

▶ 解码

▶ VHDL硬件语言编程

▶ 复杂可编程逻辑器件

本文作者相关文章

▶ 胡天亮

▶ 李鹏

▶ 张承瑞

▶ 左毅