Masters Theses May 2014-current

## Effect of Clock and Power Gating on Power Distribution Network Noise in 2D and 3D Integrated Circuits

Vinay C. Patil, University of Massachusetts - Amherst

## Document Type

Open Access Thesis

Degree Program
Electrical \& Computer Engineering

## Degree Type

Master of Science (M.S.)

## Year Degree Awarded

2014

Month Degree Awarded
September

## Keywords

Supply Noise, Power Gating, Clock Gating, Wavelet Analysis, Linear Programming, Genetic Algorithm

Advisor Name
Wayne
Advisor Middle Initial
P

Advisor Last Name
Burleson

## Abstract

In this work, power supply noise contribution, at a particular node on the power grid, from clock/ power gated blocks is maximized at particular time and the synthetic gating patterns of the blocks that result in the maximum noise is obtained for the interval 0 to target time. We utilize wavelet based analysis as wavelets are a natural way of characterizing the timefrequency behavior of the power grid. The gating patterns for the blocks and the maximum supply noise at the Point of Interest at the specified target time obtained via a Linear Programming (LP) formulation (clock gating) and Genetic Algorithm based problem formulation (Power Gating).

## Recommended Citation

Patil, Vinay C., "Effect of Clock and Power Gating on Power Distribution Network Noise in 2D and 3D Integrated Circuits" (2014). Masters Theses May 2014 current. Paper 107.

