

[本期目录](#) | [下期目录](#) | [过刊浏览](#) | [高级检索](#)[\[打印本页\]](#) [\[关闭\]](#)**器件驱动与控制****FPGA配置过程监控系统设计**李进^{1,2}, 李国宁¹, 金龙旭¹, 马舜峰¹1. 中国科学院 长春光学精密机械与物理研究所, 吉林 长春 130033;
2. 中国科学院 研究生院, 北京 100039

摘要：为了解决系统上电后FPGA应用程序配置失败的问题,设计了FPGA配置过程监控系统。深入分析了FPGA配置的工作流程,阐述了FPGA配置监控系统的核心监控电路、监控软件的设计思想、代码实现及仿真验证过程。最后,用MATLAB对实验数据进行分析处理,得出了FPGA器件的配置失败率和失败曲线以验证设计的可行性和优越性。实验结果表明:利用该系统可以使FPGA配置成功率达到100%,比传统设计方法的FPGA配置成功率提高了0.041%,满足了系统对FPGA配置应用程序成功率高、可靠性强的要求。应用结果显示,FPGA配置监控系统能及时监测出FPGA配置过程所出现的异常,判断分析出问题的根源,最终使FPGA应用程序在系统一次性上电后配置成功。

关键词：FPGA配置 监控状态机 看门狗计时器 虚拟模型 MATLAB

Design of FPGA Configuration Monitoring SystemLI Jin^{1,2}, LI Guo-ning¹, JIN Long-xu¹, MA Shun-feng¹1. Changchun Institute of Optics, Fine Mechanics and Physics, Chinese Academy of Sciences, Changchun
130033, China;

2. Graduate University of Chinese Academy of Sciences, Beijing 100039, China

Abstract: In order to solve the problem of FPGA configuration failure when the satellite camera is power-on, a FPGA configuration process monitoring system was designed. First, the process and principle of FPGA configuration were analyzed in detail. Then, this paper described the core monitoring circuit in the FPGA configuration monitoring system, the design ideas of software for the monitoring system, code implementation and simulation procedures for monitoring FPGA configuration. Finally, the experiment data were processed by MATLAB software, and thus FPGA device configuration failure rate and failure rate curve were obtained to verify the feasibility and superiority of the design. Experiment results indicate that by using the system the success rate of FPGA configuration is up to 100%. Compared with the traditional methods of FPGA configuration, the new design made configuration success rate increased by 0.041%, can satisfy the satellite camera's requirements of high success rate and reliability of configuring the FPGA application. This scheme has been applied to the development of a certain space camera. The application results show that the FPGA configuration monitoring system can monitor timely exception which occurs in the process of FPGA configuration and can analyze the error origins and can configure successfully the FPGA applications when the satellite camera is one-time power-on.

Keywords: FPGA configuration monitor state machine watchdog timer virtual model MATLAB

收稿日期 2010-03-11 修回日期 2010-04-24 网络版发布日期 2010-12-20

基金项目:

国家“863”高技术研究发展计划资助项目(No.863-2-5-1-13B)

通讯作者:

作者简介: 李进(1984-), 男, 内蒙古包头人, 博士研究生, 主要研究方向为光电成像及图像压缩技术。E-mail: 664910699@qq.com

作者Email:

参考文献:

- [1] Actel Corporation. Configuring SRAM FPGAs using actel fusion .http://www.actel.com/documents/Fusion_configSRAM.pdf [2] 程明, 毕立恒, 杨晓光. 用CPLD和FLASH存储器配置FPGA[J]. 微计算机信息, 2007, 23(2): 171-173. [3] 周维, 何健鹰, 聂菊根. CPLD和FPGA编程与配置的实现[J]. 计算机与数字工程, 2006, 34(1): 100-102. [4] 毛剑慧, 黑勇, 吴斌, 等. 一种新颖的多模式FPGA配置方案[J]. 微计算机信息, 2008, 24(2): 179-181. [5] 宋亚军, 许廷发, 倪国强, 等. 基于 Virtex-4 FPGA 的低功耗图像融合系统[J]. 光学 精密工程, 2008, 15(6): 935-940. [6] Xilinx Corporation. Virtex-II Pro and Virtex-II Pro X FPGA user guide . . http://www.xilinx.com/support/documentation/user_guides/ug012.pdf. [7] Xilinx Corporation. Virtex-II Pro and Virtex-II Pro X FPGA platform FPGAs: Complete data sheet . .